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-Abstract— Delayed Signal Cancellation (DSC) is one of the 
methods used to separate the negative and positive sequence 
components in unbalanced 3 systems.  In this paper a DSC 
methodology with a fast convergence time is proposed and is 
shown that an improved separation of the positive and negative 
sequences is feasible. Experimental results are presented to 
demonstrate the performance of the proposed methodology. 
Index Terms— Delay Signal Cancellation, Symmetrical 
Components, Control Systems. 
I. INTRODUCTION 
In several applications it is necessary to obtain the negative 
and positive sequence components of voltage and current 
signals. Typical examples are control systems for Low 
Voltage Ride Through (LVRT) [1], flicker mitigation [2] and 
phase locked loop implementations [3], [4], etc.  
 Conventional DSC methods reported in the literature 
separate the positive and negative sequence components using 
(1) and (2): 
 
?̂?1𝛽 =  
1
2
[𝑣𝑇(𝑡) − 𝑗𝑣𝑇(𝑡 −
𝑇
4
)]           (1) 
?̂?2𝛼𝛽 =
1
2
[𝑣𝑇(𝑡) + 𝑗𝑣𝑇(𝑡 −
𝑇
4
)]           (2) 
 
where ?̂?1𝛽, ?̂?2𝛼𝛽  are estimations of the positive and negative 
sequence signals respectively, 𝑣𝑇 is the total voltage vector 
and T is the signal period. The main disadvantage of using (1-
2) is that a significant delay (5ms for 50Hz) is created in the 
result. Additionally in digital implementations the ratio T/(4Ts) 
(where Ts is the sampling period) has to be an integer, which is 
not always feasible [2]. Moreover, another disadvantage of (1-
2) is that a relatively large number of memory positions could 
be required to store the vector 𝑣𝑇(𝑡 − 𝑇/4). In this work a 
DSC methodology with a reduced settling time is proposed for 
separation of the sequence components. 
Conventional DSC methods, as well as the fast settling 
method presented in this paper, are affected by harmonic 
distortion in the signals [2]. Filtering has to be applied before 
using (1-2) [3] or a complex generalised DSC (which has a 
high computational burden) has to be implemented [4]. The 
filtering or pre-processing stage is considered outside the 
scope of this paper. Therefore in this work it is assumed that 
the signals at the DSC input have reduced harmonic distortion. 
Hence the voltage vector 𝑣𝑇 is composed of positive and 
negative sequence components as shown below: 
𝑣𝑇 = 𝑣1𝑒
𝑗𝜔𝑡+∅1 + 𝑣2𝑒
−𝑗𝜔𝑡+∅2              (3)    
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Then, using (3) it can be shown that the positive and negative 
sequence signals can be obtained as: 
 
𝑣1𝛼𝛽 =
1
2
[𝑣𝑇(𝑡) −
𝑗
𝜔
𝜕𝑣𝑇(𝑡)
𝜕𝑡
]                (4) 
 
𝑣2𝛼𝛽 =
1
2
[𝑣𝑇(𝑡) +
𝑗
𝜔
𝜕𝑣𝑇(𝑡)
𝜕𝑡
]             (5) 
 
It is well known that in a digital implementation direct 
differentiation of the voltage amplifies the noise in 𝑣𝑇. 
Therefore an alternative is to use the following expression: 
 𝑣𝑠 = 𝑣𝑇(𝜔𝑡) − 𝑒
−𝑗𝜃𝑑𝑣𝑇(𝜔𝑡 − 𝜃𝑑)              (6) 
where 𝜃𝑑 is the delay angle. In an experimental 
implementation this angle is calculated as 𝜃𝑑 = 2𝑇/(𝑁𝑇𝑠) 
where N is an integer. Using (3) in (6) (assuming ∅1 = ∅2 = 0) 
the vector 𝑣𝑠 is obtained as: 
𝑣𝑠 = 𝑣1𝑒
𝑗𝜔𝑡 + 𝑣2𝑒
−𝑗𝜔𝑡 − 𝑒−𝑗𝜃𝑑[𝑣1𝑒
𝑗(𝜔𝑡−𝜃𝑑) + 𝑣2𝑒
−𝑗(𝜔𝑡−𝜃𝑑)]   (7) 
By simple inspection of (6)-(7) it is concluded that the 
negative sequence component is cancelled, yielding: 
 ?̂?1𝛽 =
𝑣𝑠
[1−𝑒−𝑗2𝜃𝑑]
=
1
2
[𝑣𝑇(𝜔𝑡)−𝑒
−𝑗𝜃𝑑𝑣𝑇(𝜔𝑡−𝜃𝑑)](1−𝑒
𝑗2𝜃𝑑)
[1−2cos (2𝜃𝑑)]
        (8) 
where ?̂?1𝛽  is an estimation of the positive sequence signal.  
The negative sequence component of the signal is estimated 
using: 
 ?̂?2𝛼𝛽 =
1
2
[𝑣𝑇(𝜔𝑡)−𝑒
𝑗𝜃𝑑𝑣𝑇(𝜔𝑡−𝜃𝑑)](1−𝑒
−𝑗2𝜃𝑑)
[1−2 cos(2𝜃𝑑)]
       (9) 
It can be shown that (8)-(9) are equivalent to (4)-(5) when 
𝜃𝑑 → 0.  Using (8-9) the implementation of the proposed fast 
DSC is shown in Fig. 1. The time delay of NTs seconds 
corresponds to a delay angle of 𝜃𝑑 rads. Using 𝜃𝑑 = 𝜋/2 the 
conventional DSC of (1-2) is obtained. Notice that the use of 
𝜃𝑑 > 𝜋/2 is also possible, which could be an alternative for 
sequence separation with very noisy signals (i.e. delays >5ms). 
Using Fig. 1 and (8)-(9), the estimation (in the -β frame) 
of the sequence components can be obtained using the 
equations shown in Table 1. For compactness, 𝑣𝑇
𝜃𝑑 stands for 
 
Fig.1. Proposed fast DSC   
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TABLE I. CALCULATIONS OF THE POSITIVE AND NEGATIVE SEQUENCE VOLTAGES USING (8) AND (9). 
  
𝑣𝑇(𝜔𝑡 − 𝜃𝑑) and the subscripts ‘1’, ‘2’ stand for positive and 
negative sequence respectively. Notice that N samples of the 
signal 𝑣𝑇(𝑡) have to be stored in the digital processor memory 
for the implementation of this fast convergence DSC 
algorithm. 
 
II. EXPERIMENTAL IMPLEMENTATION 
The fast DSC algorithm proposed in this work has been 
experimentally tested. A TMS320C6713 DSP augmented with 
an FPGA board has been used to estimate the sequence 
components using the equations depicted in Table I. A data 
acquisition system with a sampling frequency of 10kHz is 
used in this application. Three Hall-effect voltage transducers 
are used to measure the grid voltages. A programmable 
AMETEK power source is used to generate type D voltage 
dips. The output of this power source is regulated to 110-Vrms 
at 50Hz.  
In the DSP implementations the proposed fast DSC has 
been programmed with delays (in parallel) of T/4 
(conventional DSC [2]), T/8, and T/40 (T=20ms). Fig. 2 shows 
the experimental results for a voltage dip of type D. As shown 
in Fig. 2a, at t20ms voltages van and vcn decrease by 50% and   
vbn decreases by 75% of their previous values. In Fig. 2b the 
estimated negative sequence voltages are shown. Notice the 
relatively high peak achieved by the T/40 estimation. This is 
produced by the numerical implementation of  (𝜕𝑣(𝑡) 𝜕𝑡⁄ )  
using a 500s time delay (see (9)). Fig. 2c shows an amplified 
view of the dip. Notice that the conventional DSC takes 5ms 
to converge to the correct negative sequence voltage. The T/40 
 
Fig. 2. Experimental results. a) van, vbn and vcn for a dip D grid-fault. b) -β 
negative sequence components. c) Amplified view of 2b) for 𝑣2𝛼. 
 
Fig. 3. a) -β positive sequence components corresponding to the test shown 
in Fig.2a . b) Amplified view of a) for 𝑣1𝛽 
 
DSC converges very fast in almost 500s (5 samples). Fig. 3a 
shows the estimation of the positive sequence component for 
the voltages depicted in Fig. 2a. In Fig. 3b an amplified view 
(corresponding to the dashed box of Fig. 3a) of 𝑣1𝛽 is shown. 
Again the convergence is very fast for a delay time of T/40. 
The estimator with a delay time of T/8 settles down in 2.5ms 
with a reduced overshoot.  Therefore, for a given application a 
compromise between the minimum value of 𝜃𝑑, the noise level 
and the maximum overshoot allowed can be reached. 
  
III. CONCLUSIONS 
An improved DSC method with fast settling time has been 
proposed in this work. The implementation is based on the 
equations given in Table I. Unlike the conventional 
methodology the proposed DSC can estimate the 
positive/negative sequence signals using a small fraction of a 
cycle. For instance in this work the method has been tested for 
𝜃𝑑>9 (500s) with good performance. As anticipated from 
(4)-(5) for smaller values of 𝜃𝑑, more noise and overshoot are  
expected because the numerical implementation of 𝜕𝑣(𝑡) 𝜕𝑡⁄  is 
implicit in (8-9). Therefore, for a particular application a 
compromise between noise, overshoot and minimum 𝜃𝑑 value 
has to be reached.  
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𝑣1 =
(𝑣𝛼𝑇 − 𝑣𝛼𝑇
𝜃𝑑 cos 𝜃𝑑 − 𝑣𝛽𝑇
𝜃𝑑 sin 𝜃𝑑 − (𝑣𝛼𝑇 − 𝑣𝛼𝑇
𝜃𝑑 cos 𝜃𝑑 − 𝑣𝛽𝑇
𝜃𝑑 sin 𝜃𝑑) cos 2𝜃𝑑 + (𝑣𝛽𝑇 − 𝑣𝛽𝑇
𝜃𝑑 cos 𝜃𝑑 + 𝑣𝛼𝑇
𝜃𝑑 sin 𝜃𝑑) sin 2𝜃𝑑)
2(1 − cos 2𝜃𝑑)
  
𝑣1𝛽 =
(𝑣𝛽𝑇 − 𝑣𝛽𝑇
𝜃𝑑 cos 𝜃𝑑 + 𝑣𝛼𝑇
𝜃𝑑 sin 𝜃𝑑 − (𝑣𝛽𝑇 − 𝑣𝛽𝑇
𝜃𝑑 cos 𝜃𝑑 + 𝑣𝛼𝑇
𝜃𝑑 sin 𝜃𝑑) cos 2𝜃𝑑 − (𝑣𝛼𝑇 − 𝑣𝛼𝑇
𝜃𝑑 cos 𝜃𝑑 − 𝑣𝛽𝑇
𝜃𝑑 sin 𝜃𝑑) sin 2𝜃𝑑)
2(1 − cos 2𝜃𝑑)
 
𝑣2 =
(𝑣𝛼𝑇 − 𝑣𝛼𝑇
𝜃𝑑 cos 𝜃𝑑 + 𝑣𝛽𝑇
𝜃𝑑 sin 𝜃𝑑 − (𝑣𝛼𝑇 − 𝑣𝛼𝑇
𝜃𝑑 cos 𝜃𝑑 + 𝑣𝛽𝑇
𝜃𝑑 sin 𝜃𝑑) cos 2𝜃𝑑 + (𝑣𝛽𝑇 − 𝑣𝛽𝑇
𝜃𝑑 cos 𝜃𝑑 − 𝑣𝛼𝑇
𝜃𝑑 sin 𝜃𝑑) sin 2𝜃𝑑)
2(1 − cos 2𝜃𝑑)
 
𝑣2𝛽 =
(𝑣𝛽𝑇 − 𝑣𝛽𝑇
𝜃𝑑 cos 𝜃𝑑 − 𝑣𝛼𝑇
𝜃𝑑 sin 𝜃𝑑 − (𝑣𝛽𝑇 − 𝑣𝛽𝑇
𝜃𝑑 cos 𝜃𝑑 − 𝑣𝛼𝑇
𝜃𝑑 sin 𝜃𝑑) cos 2𝜃𝑑 − (𝑣𝛼𝑇 − 𝑣𝛼𝑇
𝜃𝑑 cos 𝜃𝑑 + 𝑣𝛽𝑇
𝜃𝑑 sin 𝜃𝑑) sin 2𝜃𝑑)
2(1 − cos 2𝜃𝑑)
 
 
